Boundary scan test extended to PSoC 4 controllers

9th January 2018
Posted By : Mick Elliott
Boundary scan test extended to PSoC 4 controllers

The VarioTAP model range has been extended by Goepel to include Cypress PSoC 4 controllers. The VarioTAP model libraries allow a complete fusion of Boundary Scan test and JTAG emulation. The processor is controlled via the native debug port, allowing users to perform hardware design validation and prototype testing without firmware.

In addition, the method also offers options for dynamic testing and accelerated in-system programming of Flash.

The Cypress programmable System-on-Chip architectures (PSoC) are equipped with ARM Cortex-M0 cores. The internal peripherals can be addressed via the SWD interface, GPIOs can be controlled, custom IPs can be loaded and the internal Flash can be programmed and verified.

The main field of application for the controller family is LowPower, Human Machine Interface (HMI) and Wireless Connectivity, combined with programmable analogue and digital blocks.

VarioTAP is a technology that utilises design embedded processors as intelligent control units for versatile test and programming operations. The technology does not require any firmware.

The processor’s native debug port is used for external control, supporting JTAG as well as additional protocols.


You must be logged in to comment

Write a comment

No comments




Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

SENSOR+TEST 2018
26th June 2018
Germany Nürnberg Exhibition Centre
European Microwave Week 2018
23rd September 2018
Spain Ifema Feria De Madrid
Engineering Design Show 2018
17th October 2018
United Kingdom Ricoh Arena, Coventry
electronica 2018
13th November 2018
Germany Messe Munchen
SPS IPC Drives 2018
27th November 2018
Germany Nuremberg